stm32f1xx_it.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2026 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32f1xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. #include "onechip_include_header.h"
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. extern DMA_HandleTypeDef hdma_adc1;
  46. extern TIM_HandleTypeDef htim2;
  47. extern DMA_HandleTypeDef hdma_uart4_rx;
  48. extern DMA_HandleTypeDef hdma_usart1_rx;
  49. extern DMA_HandleTypeDef hdma_usart1_tx;
  50. extern DMA_HandleTypeDef hdma_usart2_rx;
  51. extern DMA_HandleTypeDef hdma_usart2_tx;
  52. extern UART_HandleTypeDef huart4;
  53. extern UART_HandleTypeDef huart1;
  54. extern UART_HandleTypeDef huart2;
  55. /* USER CODE BEGIN EV */
  56. /* USER CODE END EV */
  57. /******************************************************************************/
  58. /* Cortex-M3 Processor Interruption and Exception Handlers */
  59. /******************************************************************************/
  60. /**
  61. * @brief This function handles Non maskable interrupt.
  62. */
  63. void NMI_Handler(void)
  64. {
  65. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  66. /* USER CODE END NonMaskableInt_IRQn 0 */
  67. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  68. while (1)
  69. {
  70. }
  71. /* USER CODE END NonMaskableInt_IRQn 1 */
  72. }
  73. /**
  74. * @brief This function handles Hard fault interrupt.
  75. */
  76. void HardFault_Handler(void)
  77. {
  78. /* USER CODE BEGIN HardFault_IRQn 0 */
  79. /* USER CODE END HardFault_IRQn 0 */
  80. while (1)
  81. {
  82. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  83. /* USER CODE END W1_HardFault_IRQn 0 */
  84. }
  85. }
  86. /**
  87. * @brief This function handles Memory management fault.
  88. */
  89. void MemManage_Handler(void)
  90. {
  91. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  92. /* USER CODE END MemoryManagement_IRQn 0 */
  93. while (1)
  94. {
  95. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  96. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  97. }
  98. }
  99. /**
  100. * @brief This function handles Prefetch fault, memory access fault.
  101. */
  102. void BusFault_Handler(void)
  103. {
  104. /* USER CODE BEGIN BusFault_IRQn 0 */
  105. /* USER CODE END BusFault_IRQn 0 */
  106. while (1)
  107. {
  108. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  109. /* USER CODE END W1_BusFault_IRQn 0 */
  110. }
  111. }
  112. /**
  113. * @brief This function handles Undefined instruction or illegal state.
  114. */
  115. void UsageFault_Handler(void)
  116. {
  117. /* USER CODE BEGIN UsageFault_IRQn 0 */
  118. /* USER CODE END UsageFault_IRQn 0 */
  119. while (1)
  120. {
  121. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  122. /* USER CODE END W1_UsageFault_IRQn 0 */
  123. }
  124. }
  125. /**
  126. * @brief This function handles System service call via SWI instruction.
  127. */
  128. void SVC_Handler(void)
  129. {
  130. /* USER CODE BEGIN SVCall_IRQn 0 */
  131. /* USER CODE END SVCall_IRQn 0 */
  132. /* USER CODE BEGIN SVCall_IRQn 1 */
  133. /* USER CODE END SVCall_IRQn 1 */
  134. }
  135. /**
  136. * @brief This function handles Debug monitor.
  137. */
  138. void DebugMon_Handler(void)
  139. {
  140. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  141. /* USER CODE END DebugMonitor_IRQn 0 */
  142. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  143. /* USER CODE END DebugMonitor_IRQn 1 */
  144. }
  145. /**
  146. * @brief This function handles Pendable request for system service.
  147. */
  148. void PendSV_Handler(void)
  149. {
  150. /* USER CODE BEGIN PendSV_IRQn 0 */
  151. /* USER CODE END PendSV_IRQn 0 */
  152. /* USER CODE BEGIN PendSV_IRQn 1 */
  153. /* USER CODE END PendSV_IRQn 1 */
  154. }
  155. /**
  156. * @brief This function handles System tick timer.
  157. */
  158. void SysTick_Handler(void)
  159. {
  160. /* USER CODE BEGIN SysTick_IRQn 0 */
  161. /* USER CODE END SysTick_IRQn 0 */
  162. HAL_IncTick();
  163. /* USER CODE BEGIN SysTick_IRQn 1 */
  164. /* USER CODE END SysTick_IRQn 1 */
  165. }
  166. /******************************************************************************/
  167. /* STM32F1xx Peripheral Interrupt Handlers */
  168. /* Add here the Interrupt Handlers for the used peripherals. */
  169. /* For the available peripheral interrupt handler names, */
  170. /* please refer to the startup file (startup_stm32f1xx.s). */
  171. /******************************************************************************/
  172. /**
  173. * @brief This function handles DMA1 channel1 global interrupt.
  174. */
  175. void DMA1_Channel1_IRQHandler(void)
  176. {
  177. /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  178. /* USER CODE END DMA1_Channel1_IRQn 0 */
  179. HAL_DMA_IRQHandler(&hdma_adc1);
  180. /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  181. /* USER CODE END DMA1_Channel1_IRQn 1 */
  182. }
  183. /**
  184. * @brief This function handles DMA1 channel4 global interrupt.
  185. */
  186. void DMA1_Channel4_IRQHandler(void)
  187. {
  188. /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  189. /* USER CODE END DMA1_Channel4_IRQn 0 */
  190. HAL_DMA_IRQHandler(&hdma_usart1_tx);
  191. /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  192. /* USER CODE END DMA1_Channel4_IRQn 1 */
  193. }
  194. /**
  195. * @brief This function handles DMA1 channel5 global interrupt.
  196. */
  197. void DMA1_Channel5_IRQHandler(void)
  198. {
  199. /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
  200. /* USER CODE END DMA1_Channel5_IRQn 0 */
  201. HAL_DMA_IRQHandler(&hdma_usart1_rx);
  202. /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  203. /* USER CODE END DMA1_Channel5_IRQn 1 */
  204. }
  205. /**
  206. * @brief This function handles DMA1 channel6 global interrupt.
  207. */
  208. void DMA1_Channel6_IRQHandler(void)
  209. {
  210. /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  211. /* USER CODE END DMA1_Channel6_IRQn 0 */
  212. HAL_DMA_IRQHandler(&hdma_usart2_rx);
  213. /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  214. /* USER CODE END DMA1_Channel6_IRQn 1 */
  215. }
  216. /**
  217. * @brief This function handles DMA1 channel7 global interrupt.
  218. */
  219. void DMA1_Channel7_IRQHandler(void)
  220. {
  221. /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  222. /* USER CODE END DMA1_Channel7_IRQn 0 */
  223. HAL_DMA_IRQHandler(&hdma_usart2_tx);
  224. /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  225. /* USER CODE END DMA1_Channel7_IRQn 1 */
  226. }
  227. /**
  228. * @brief This function handles EXTI line[9:5] interrupts.
  229. */
  230. void EXTI9_5_IRQHandler(void)
  231. {
  232. /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  233. /* USER CODE END EXTI9_5_IRQn 0 */
  234. HAL_GPIO_EXTI_IRQHandler(MINI7_V2_KEY_Pin);
  235. HAL_GPIO_EXTI_IRQHandler(MINI7_V2_REF_SW2_Pin);
  236. /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  237. /* USER CODE END EXTI9_5_IRQn 1 */
  238. }
  239. /**
  240. * @brief This function handles TIM2 global interrupt.
  241. */
  242. void TIM2_IRQHandler(void)
  243. {
  244. /* USER CODE BEGIN TIM2_IRQn 0 */
  245. /* USER CODE END TIM2_IRQn 0 */
  246. HAL_TIM_IRQHandler(&htim2);
  247. /* USER CODE BEGIN TIM2_IRQn 1 */
  248. /* USER CODE END TIM2_IRQn 1 */
  249. }
  250. /**
  251. * @brief This function handles USART1 global interrupt.
  252. */
  253. void USART1_IRQHandler(void)
  254. {
  255. /* USER CODE BEGIN USART1_IRQn 0 */
  256. HAL_UART_Rec_IDLE(&huart1);
  257. /* USER CODE END USART1_IRQn 0 */
  258. HAL_UART_IRQHandler(&huart1);
  259. /* USER CODE BEGIN USART1_IRQn 1 */
  260. /* USER CODE END USART1_IRQn 1 */
  261. }
  262. /**
  263. * @brief This function handles USART2 global interrupt.
  264. */
  265. void USART2_IRQHandler(void)
  266. {
  267. /* USER CODE BEGIN USART2_IRQn 0 */
  268. HAL_UART_Rec_IDLE(&huart2);
  269. /* USER CODE END USART2_IRQn 0 */
  270. HAL_UART_IRQHandler(&huart2);
  271. /* USER CODE BEGIN USART2_IRQn 1 */
  272. /* USER CODE END USART2_IRQn 1 */
  273. }
  274. /**
  275. * @brief This function handles UART4 global interrupt.
  276. */
  277. void UART4_IRQHandler(void)
  278. {
  279. /* USER CODE BEGIN UART4_IRQn 0 */
  280. HAL_UART_Rec_IDLE(&huart4);
  281. /* USER CODE END UART4_IRQn 0 */
  282. HAL_UART_IRQHandler(&huart4);
  283. /* USER CODE BEGIN UART4_IRQn 1 */
  284. /* USER CODE END UART4_IRQn 1 */
  285. }
  286. /**
  287. * @brief This function handles DMA2 channel3 global interrupt.
  288. */
  289. void DMA2_Channel3_IRQHandler(void)
  290. {
  291. /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  292. /* USER CODE END DMA2_Channel3_IRQn 0 */
  293. HAL_DMA_IRQHandler(&hdma_uart4_rx);
  294. /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */
  295. /* USER CODE END DMA2_Channel3_IRQn 1 */
  296. }
  297. /* USER CODE BEGIN 1 */
  298. /* USER CODE END 1 */